Synopsys HCMC - Design Verification Engineer (Mid-Senior)

Báo lỗi

☞ Synopsys Vietnam

Lượt xem: 144

Ngày cập nhật: 14-04-2024

Địa điểm: Hồ Chí Minh

Ngành nghề: Điện/ Điện tử/ Điện lạnh IT - Phần cứng/ Mạng

Vị trí: Nhân viên

Mức lương: Cạnh tranh

Trình độ: Đại học

Kinh nghiệm: 2 - 5 Năm

Đang tải ...

Mô tả công việc

Business Area Description

The Solutions Group high-quality, silicon-proven semiconductor IP solutions for SoC designs. The Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors, and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, signal/power integrity analysis, and IP prototyping kits. Synopsys extensive investment in IP quality, comprehensive technical support, and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.

Opportunities

  • SNPS is the world number one IP provider. To be trained and developed by many experts from around the world and talented Viet Nam engineering team
  • Professional, innovative, fair and fun working environment. Strong culture company.
  • Competitive salary and benefit. Dedicated support from company for health: Insurance, Sport clubs: Football, Table-tennis, Badminton, Yoga, Zumba …
  • Dedicated support from company for team building, social activities: Team trip, Family Day…
  • Opportunity to get in touch with the complete design flow of a real complicated Analog Mixed Signal Design from specification to silicon.
  • Chance to work with bleeding edge technologies that enable Data Center, AI/ML, 5G applications.
  • Clear career path of self-development to either Technical Expert or Design Leader/Manager

Job Descriptions

  • Develop and review verification plan
  • Create testcase and perform RTL verification using SystemVerilog, UVM
  • Debug the failing testcase, work with RTL design team analyze the root-cause
  • Perform and evaluate verification regression
  • Perform gate-level simulation with SDF back-annotation

Yêu cầu công việc

  • BS/MS/PhD in Electronics Engineering, Electromechanics, Telecommunications.
  • 2+ years of experience in Design Verification
  • Familiar with design verification flow at IP or SoC level
  • Knowledge of SystemVerilog, UVM, and complex module testbench is a big plus
  • Knowledge of Analog Mixed Signal design, High-Speed Interface IP is a big plus
  • Good debugging capability and problem-solving skills

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.

Quyền lợi công việc

  • Laptop
  • Chế độ bảo hiểm
  • Du Lịch
  • Phụ cấp
  • Chế độ thưởng
  • Chăm sóc sức khỏe
  • Đào tạo
  • Tăng lương
  • Nghỉ phép năm
  • CLB thể thao
Đang tải ...

Hạn nộp: 14-05-2024

Bấm để nộp hồ sơ ứng tuyển miễn phí

Nộp hồ sơ

Đang tải ...
Đang tải ...

VIỆC LÀM TƯƠNG TỰ

Đang tải ...
Đang tải ...